(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 14 June 2001 (14.06.2001)

PCT

(10) International Publication Number WO 01/43277 A1

(51) International Patent Classification7:

H03F 1/30

(21) International Application Number: PCT/IB00/01799

(22) International Filing Date: 4 December 2000 (04.12.2000)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

09/455,939

7 December 1999 (07.12.1999) U

- (71) Applicant: NOKIA NETWORKS OY [FI/FI]; Keilalahdentie 4, FIN-02150 Espoo (FI).
- (71) Applicant (for LC only): NOKIA INC. [US/US]; 6000 Connection Drive, Irving, TX 75039 (US).
- (72) Inventor: KOUKKARI, Eero; Ilvestie 7, FIN-90530 Oulu (FI).


- (74) Agents: WRIGHT, Bradley, C. et al.; Banner & Witcoff, Ltd., 1001 G Street, N.W., Eleventh Floor, Washington, DC 20001-4597 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

With international search report.

[Continued on next page]

(54) Title: SYSTEM AND METHOD FOR AUTO-BIAS OF AN AMPLIFIER



(57) Abstract: The present invention provides a method and apparatus for autobiasing an amplifier. The invention is particularly useful in biasing non-linear amplifiers and amplifiers whose input signal may be amplitude modulated (AM). The auto-bias system of the present invention has an active bias feedback loop that continuously adjusts the bias condition of an amplifier to a wanted state during amplifier operation by monitoring a physical quantity indicative of the operating state of the amplifier and controlling the amplifier bias so as to control the amplifier operating point sufficiently to compensate for variations in amplifier electrical amplifier load, amplifier characteristics, temperature, and input signals. In the case of an AM input signal, the autobias system of the present invention may provide a sample and hold function so that the amplifier bias is the same during high power periods and low power periods, even though during high power periods the amplifier may be operating in a non-linear region. In one variation of the invention the amplifier may be an RF transistor, for example, a bipolar transistor, and may be used in a mobile cellular communications system. Further, the present amplifier auto-bias system eliminates the need for manually setting the amplifier bias during production and enables use of any transistor type in the amplifier.

WO 01/43277 A1

SYSTEM AND METHOD FOR AUTO-BIAS OF AN AMPLIFIER

BACKGROUND OF THE INVENTION

Technical Field of the Invention

The present invention relates generally to electrical amplification, and more particularly to an auto-bias system and method for an amplifier.

Description of the Related Art

5

10

15

20

Mobile cellular communications, like many other electronic applications, requires a bias circuit to bias an amplifier which is used, for example, in the transmitter of a cellular base station or mobile telephone. In one conventional RF amplifier using a bipolar transistor, the general bias method for the RF amplifier has been to set a fixed DC-voltage to the base of the transistor. The collector current of the RF transistor is controlled by way of adjusting the DC-voltage during the production process in manufacturing the device using, for example, a variable resistor and diode. Once the bias is adjusted and set in production the bias of the amplifier remains substantially the same unless manually altered in the filed. One such circuit is shown in Figure 1.

In the conventional amplifier shown in Figure 1, the base voltage of an RF transistor is set by transferring the knee voltage of the diode D1 to the base of the bipolar transistor Q1 via the coil L2. The base voltage of transistor Q1

5

10

15

20

voltage so as to stabilize the amplifier operation as required by some applications. For example, one such temperature compensation circuit is provided by adding a positive temperature coefficient (PTC) resistor connected in series with VR1. This causes the total resistance from Vcc to D1 to increase when the temperature rises, thus decreasing the base voltage of Q1 and collector current of Q1. However, even with the addition of such a temperature compensation circuit the conventional method of biasing results in a bias condition that tends to drift as a function of temperature, because the temperature compensation circuit is not exactly at the same temperature as the RF transistor Q1 at various times during circuit operation given that the RF transistor Q1 and the temperature compensation circuit are in different physical locations. Third, the thermal matching of the transistor Q1 and diode D1 pair has unit to unit variation so even though the transistor Q1 and diode D1 pair are matched as best as possible at their nominal values, the use of a particular transistor for transistor Q1 and a particular diode for diode D1 does not generally result in perfect thermal matching. Fourth, in high power conditions the RF transistor Q1 is at higher temperature than the diode D1 and causes more inaccuracy to the thermal compensation (i.e., power related temperature transients). Finally, the conventional bias method requires that during the design phase every different transistor type (e.g., transistors having different electrical and temperature characteristics) that is to be used as the transistor Q1 in the amplifier requires a different individual thermal

5

10

15

20

system eliminates the need for manually adjusting the amplifier bias during production and enables use of any transistor type in the amplifier.

According to one variation of the invention, an active bias feedback loop is provide which includes a bias measurement device connected to an amplifier transistor so as to measure a physical quantity, for example, a voltage, current, temperature etc. The measured physical quantity is provided to a control circuit which monitors the physical quantity and continuously adjusts its output according to variations in the physical quantity. The output of the control circuit (alternatively the output of the measurement device) is input to a sample and hold device, e.g., a capacitor, and to the bias circuit so as to vary the amplifier bias in a manner that will provide a relatively stable amplifier operating point in response to variation in the physical quantity being measured. Thus, the bias method of the present invention continuously adjusts the amplifier bias so as to improve the amplifier characteristics by maintaining a desired amplifier operating level.

According to another variation of the invention, a bias measurement is provided by measuring a current provided to an input terminal (e.g., collector) of an amplifier RF transistor. Measurement and control circuits includes a parallel set of series resistors, which act as voltage dividers, and a sample amplifier, which in conjunction operate to provide a varying voltage to a sample and hold capacitor based on a measured transistor input voltage. The sample and hold capacitor is connected to the input of an amplifier (e.g., a

design for various particular transistor types or transistors from different manufacturers; (2) eliminating the need to tune the amplifier in production because it is automatically tuned based on the design of the auto-bias system; (3) eliminating the need for providing an automatic temperature compensation feature because such compensation is inherent in the auto-biasing system of the present invention; and (4) eliminating the long term drift effects of bias parameters as well as a lag in the bias tracking that may result due to rapid amplifier loading.

The invention is also particularly useful for RF amplifiers and for biasing amplifiers that must operate both in linear and non-linear regions. As a result of using the auto-bias invention, the same desired transistor bias may be provided during both class-A operation and class-AB operation of the amplifier when using an AM or amplitude varying input signal.

15

20

10

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing summary of the invention, as well as the following detailed description of preferred embodiments, is better understood when read in conjunction with the accompanying drawings, which are included by way of example, and not by way of limitation, with regard to the claimed invention.

Figure 1 illustrates a conventional RF amplifier bias circuit.

Figure 2 illustrates a first embodiment of an auto-bias amplifier

22. The measurement device 28 is coupled to the amplifier 21 and to the control device 24 and may be coupled to power supply 22. The control device 24 may be further coupled to the sample and hold device 26 and may be coupled to the bias device 30. The sample and hold device 26 is further coupled to the bias device 30. In its simplest form, the invention may include a measurement circuit and an active bias circuit that may include a sample and hold device.

In operation, the measurement device 28 measures a physical quantity, for example, an operating parameter such as a voltage, current, temperature etc., which is useful in controlling amplifier operation via the active bias feedback loop. The measurement provided by the measurement device 28 is, for example, a bias measurement, and is monitored by control 24. Control device 24 continuously adjusts its output in response to variations in the monitored measurement so as to maintain a particular desired bias level to the amplifier 21 via the sample and hold device 26 and the bias device 30. As such, any variation in the measured value will translate into a desired variation of the amplifier bias so that the amplifier maintains an optimum operating point that provides optimum amplifier electrical characteristics based on particular levels of current, temperature, power, etc., experienced by the amplifier during operation. As a note, the arrows illustrated in Figure 2 are provided for ease of understanding and are not intended to limit the invention. One skilled in the art understands that the active bias feedback loop of the

5

10

15

20

An input signal to be amplified, Signal IN, is coupled to the base of transistor Q31 and the output signal of the amplifier is coupled to the collector of the transistor Q31. In GSM applications transistor Q31 may be an RF transistor and more particularly may be a bipolar transistor, a MOSFET, LDMOS, or GASFET, etc.

Resistors R31...R35 and amplifier A31 form a differential amplifier circuit for measuring the collector current of Q1. A power supply $V_{\rm CC}$ is coupled to transistor Q31 through resistor R31 and coil L31. Two voltage divider circuits are provided in parallel and are coupled between $V_{\rm CC}$ and ground. Series resistors R32 and R33 are coupled to $V_{\rm CC}$ and ground and an input of amplifier A31. Series resistors R34 and R35 are coupled to $V_{\rm CC}$ (via R31) and ground and a different input of amplifier A31. Amplifier A31 may be, for example, an operational amplifier. A31 may also have a feedback resistor between its negative (-) and output terminals.

The output of amplifier A31 is coupled to resistor R36, which is coupled to diode D31. Diode D31 is coupled to one terminal of capacitor C31 and amplifier A32. Capacitor C31 is coupled at its second terminal to ground. The output of amplifier A32 is coupled to the base of transistor via coil L32. Amplifier A32 may be, for example, a unity amplifier, or any type of amplifier that will provide a desired amplifier bias voltage given a voltage stored in capacitor C31. As illustrated in this preferred embodiment the active auto-bias feedback loop includes resistors R31 - R36, amplifiers A31 and A32, diode

Q31 during class-A operation so as to achieve a desired collector current for transistor Q31. If the collector current is too low the voltage of the positive (+) input to amplifier A31 is high relative to the voltage of the negative (-) input to amplifier A31 and causes the output voltage of amplifier A31 to increase, thus causing the voltage of capacitor C31 and the bias of the base of transistor A31 to increase. The base voltage of transistor Q31 will increase and provide a corresponding increase in the collector current. The increased collector current causes the positive (+) input of amplifier A31 to reach the voltage of the negative (-) input. When a balanced condition is reached, for example during the class-A operation, a voltage that will provide the desired amplifier bias voltage to the base of transistor Q31 is stored in capacitor C31. Thus, the voltage of the capacitor C31 when using, for example, an unity amplifier for amplifier A32, equals the base voltage of the amplifier transistor Q31 during a period when little or no input signal amplitude is provided as Signal IN (e.g., low power period).

The capacitor C31 provides a sample and hold function in GSM operation so that the voltage stored in capacitor C31 when there is little or no input signal (e.g., lower power period) is used to hold the transistor base voltage at the desired transistor base bias voltage during the signal period (e.g., high power period). At the end of the low power period the base voltage of the transistor Q31 corresponds to the voltage of the desired collector bias current. During the high power signal period the amplifier transistor Q31

Vref is coupled to the base of transistor Q42. The collector of transistor Q42 is coupled to one terminal of a capacitor C41 and the input of an amplifier A41. Capacitor C41 is coupled at a second terminal to ground. The output of amplifier A41 is coupled to the base of transistor Q41 via coil L42. Amplifier A41 may be, for example, a unity amplifier, or any type of amplifier that will provide a desired amplifier bias voltage given a voltage stored in capacitor C41. As illustrated in this preferred embodiment the active auto-bias feedback loop includes transistor Q42, capacitor C41, and amplifier A41.

In operation, if the collector current of transistor Q41 is too low the emitter voltage of transistor Q42 is high relative to the reference voltage Vref which causes the collector voltage of transistor Q42 to increase. The increase in voltage of the collector voltage of transistor Q42 results in increased output voltage from amplifier A41, i.e., the base voltage of transistor Q41 increases, until a corresponding increase in the collector current of transistor Q41 causes the emitter voltage of transistor Q42 to reach a balance condition (e.g., Vref + 0.7 volts). When a balance condition is reached during, for example, a period of little or no input signal to Signal In, (e.g., the class-A operation) and the desired amplifier bias voltage is provided to the base of transistor Q41, capacitor C41 will store the voltage indicative of the desired amplifier bias voltage. For example, when a unity amplifier is used for amplifier A41, the voltage of capacitor C41 (sample and hold capacitor) will equal the bias

5

10

15

systems because the invention includes a sample and hold operation during the class-A period (e.g., low power) of an input signal to maintain the desired bias during a class-AB period (e.g., high power) of an input signal. The invention is well suited for applications in which the input signal has sufficient amplitude variation so that the sample and hold capacitor can store the desired amplifier bias during low signal periods and maintain the same relative bias level during high signal periods. Further, the invention may be used for any amplifier design regardless of the type of transistor used.

The invention is particularly useful for setting a amplifier bias in general because the bias control is automated and generally more accurate over time and temperature. Generally, the bias method of the present invention improves the amplifier characteristics, for example, current, temperature compensation, frequency response, and power. The invention is also particularly useful for RF amplifiers and even more useful for biasing amplifiers that must operate in both linear and non-linear regions. As a result of using the auto-bias invention, the same desired amplifier bias may be provided during both class-A operation and class-AB operation of the amplifier when using an AM or amplitude varying input signal. This is particular useful when the amplifier experiences rapid increased loading that results in a significant temperature change on an initial signal input after an inactive period. For example, the present invention when used in a transmitter of a base station in a cellular communication system allows the amplifier bias

WHAT IS CLAIMED IS:

- 1 1. An apparatus comprising:
- 2 a first amplifier; and
- a feedback circuit coupled to said first amplifier that adjusts a bias
- 4 level of said first amplifier, said feedback circuit including a sample and hold
- 5 circuit.
- 1 2. The apparatus as claimed in claim 1, wherein said feedback circuit
- 2 further includes a control circuit to control said adjustment of said bias level.
- 1 3. The apparatus as claimed in claim 2, wherein said feedback circuit
- 2 further includes a bias circuit to drive an input of said first amplifier.
- 1 4. The apparatus as claimed in claim 3, wherein said feedback circuit
- 2 further includes a measurement circuit for measuring a physical quantity
- 3 related to operation of said first amplifier.

1 10. The apparatus as claimed in claim 8, wherein said first amplifier

- 2 includes a second transistor.
- 1 11. The apparatus as claimed in claim 10, wherein said first amplifier is an
- 2 RF amplifier and said second transistor is a bipolar transistor.
- 1 12. An apparatus comprising:
- 2 an amplifier; and
- a means to auto-bias an input of said amplifier so that said input of said
- 4 amplifier is continuously adjusted in at least one mode based on variations in
- 5 an operating parameter of said amplifier.
- 1 13. The apparatus as claimed in claim 12, wherein said means to auto-bias
- 2 an input of said amplifier includes a means for sampling a voltage during a
- 3 low power mode and holding said voltage during a high power mode so as to
- 4 sufficiently maintain said input at a bias as set according to said operating
- 5 parameter.

1 17. The wireless communication system as claimed in claim 16, further

- 2 comprising an amplifier coupled between said first transistor and said
- 3 capacitor.
- 1 18. The wireless communication system as claimed in claim 16, further
- 2 comprising a second transistor coupled between said first transistor and said
- 3 capacitor.
- 1 19. A method for biasing an amplifier, comprising the steps of:
- 2 measuring an operating parameter of said amplifier so as to set said
- 3 amplifier to a predetermined operating condition; and
- biasing said amplifier based on said operating parameter so as to
- 5 provide said predetermined amplifier operating condition regardless of a level
- 6 of an input signal to said amplifier.
- 1 20. The method as claimed in claim 19, further comprising the steps of:
- 2 monitoring said operating parameter; and
- 3 controlling a voltage input to a sample and hold circuit so as to set a
- 4 desired amplifier bias in all modes of operation.




Figure 1
Prior Art




Figure 3

INTERNATIONAL SEARCH REPORT

int tional Application No PCT/IB 00/01799

A. CLASSI	FICATION OF SUBJECT MATTER H03F1/30		
1170 /	NU3F1/30	•	
	o International Patent Classification (IPC) or to both national classifica-	ation and IPC	
	SEARCHED ocumentation searched (classification system followed by classification	on symbols)	···-
IPC 7	H03F	,	
		•	
Documental	tion searched other than minimum documentation to the extent that s	uch documents are included in the fields se	earched .
Electronic d	lata base consulted during the international search (name of data ba	se and, where practical, search terms used)
EPO-In			;
[[]]			
		•	
c pocular	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the rele	evant passages	Relevant to claim No.
Calegory	Ordanor or document, manufacture, manufactur		
x	EP 0 601 410 A (SONY CORP)		1-22
^	15 June 1994 (1994-06-15)	· ·	
	column 4, line 40 -column 5, line	9 17;	
	figure 1		
X	MEGHDADI V ET AL: "MODELING OF S	SOLID	1-7
	STATE POWER AMPLIFIERS (SSPA) AND)	
	VALIDATION BY MEANS OF A SYSTEM S		
	ANNALES DES TELECOMMUNICATIONS - TELECOMMUNICATIONS, CH, PRE SSES	ANNALS OF	
·	POLYTECHNIQUES ET UNIVERSITAIRES	ROMANDES,	
	LAUSANNE,		
	vol. 53, no. 1/02, 1998, pages 4-	-13,	
	XP000750640 ISSN: 0003-4347		
	page 5; figure 5		
		,	
	-	·/	
		Patent family members are listed	in annex.
X Furth	ner documents are listed in the continuation of box C.	Patent family members are listed	
° Special ca	tegories of cited documents:	"T" later document published after the inte or priority date and not in conflict with	mational filing date
A docume consid	ent defining the general state of the art which is not lered to be of particular relevance	cited to understand the principle or the invention	eory underlying the
"E" earlier o	document but published on or after the international	"X" document of particular relevance; the c cannot be considered novel or cannot	laimed invention
filing d	ent which may throw doubts on priority claim(s) or	involve an inventive step when the do	cument is taken alone
citation	n or other special reason (as specified)	"Y" document of particular relevance; the c cannot be considered to involve an inv document is combined with one or mo	rentive step when the
other n		ments, such combination being obvious in the art.	is to a person skilled
P docume later th	ent published prior to the international filing date but nan the priority date claimed	"&" document member of the same patent	family
Date of the a	actual completion of the international search	Date of mailing of the international sea	urch report
-	0.5.1	20/02/2001	
13	2 February 2001	20/02/2001	
Name and n	nailing address of the ISA	Authorized officer	
	European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel (31, 70) 240, 2040, Tv. 31,651 pp. pl		
	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Tyberghien, G	



P.B.5818 - Patentlaan 2 2280 HV Rijswijk (ZH) 2 +31 70 340 2040 TX 31651 epo nl FAX +31 70 340 3016

Europäisches Patentamt

Zweigstelle in Den Haag Recherchenabteilung

European Patent Office

Branch at The Hague Search division

Office européen des brevets

Département à La Haye Division de la recherche...

Stebbing, Timothy Haseltine Lake & Control House, 15-19 Kingsway London WC2B 6UD GRANDE BRETAGNE	O.,	ONDON NT WITH THANKS	7	
L ·	`	PA 5005		Datum/Date 07 . 05 . 02
<u> </u>	·	DECOR	nST	
Zeichen/Ref./Réf. HL79613/000	ORIG'L TO	Anmeldung Nr./Application N	lo./Dema	nde n°./Patent Nr./Patent No./Brevet n°. 5.1–2215–
Anmelder/Applicant/Demandeur/Patent FUJITSU LIMITI	tinhabet/Proprietor/Fitulaire ED			

COMMUNICATION

1

The European Patent Office herewith transmits as an enclosure the European search report for the	ıe
above-mentioned European patent application.	

If applicable, copies of the documents cited in the European search report are attached.

Additional set(s) of copies of the documents cited in the European search report is (are) enclosed as well.

The following specifications given by the applicant have been approved by the Search Division:

X abstract


X title

The abstract was modified by the Search Division and the definitive text is attached to this communication.

The following figure will be published together with the abstract:

Due Date
Reminder
Date
Traitials

CC





REFUND OF THE SEARCH FEE

If applicable under Article 10 Rules relating to fees, a separate communication from the Receiving Section on the refund of the search fee will be sent later.

INTERNATIONAL SEARCH REPORT

Information on patent family members

Int tional Application No PCT/IB 00/01799

Patent document cited in search report		Publication date		Patent family member(s)	Publication date	
EP 0601410	A	15-06-1994	JP DE DE US	6177658 A 69315042 D 69315042 T 5406225 A	24-06-1994 11-12-1997 04-06-1998 11-04-1995	
US 4458213	Α	03-07-1984	JP JP JP	1815499 C 5012883 B 59117307 A	18-01-1994 19-02-1993 06-07-1984	



EUROPEAN SEARCH REPORT

Application Number

EP 01 30 6546

IN	01 43277 C (US)) 1 page 8, 1	relevant pas A (NOK) 4 June 2	sages [A NET 2001 (WORKS 2001-0	OY ; N(6-14)	OKIA	Relevato clair	m		ATION OF THE ON (Int.CI.7)
IN	C (US)) 1. page 8, 1	4 June 2	2001 (2001-0	6-14		1		H03K6/04	4
				,						
		·								
		·								
		·								
										,
		,								
									TECHNICA SEARCHE	
									H03K H03F	
									пизг	• "
					٠					
		•								
	e present searc	h report has	been dra	awn up for	all claims					
Pla	ce of search			Date of c	ompletion of	the search	<u> </u>		Examiner	
MU	NICH			16 A	pril	2002	1	Brow	n, J	
X : particula Y : particula documer A : technolo	GORY OF CITED rly relevant if taker rly relevant if coml it of the same cate gical background ten disclosure	n alone bined with ano			E : ear afte D : doo L : doo	ory or principle dier patent doc er the filing dat cument cited in cument cited for	cument, but te n the applic or other reas	publish ation sons	ed on, or	



EP 01 30 6546

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent docume cited in search re	ent eport	Publication date		Patent family member(s)	,	Publication date
WO 0143277	Α-	14-06-2001	AU WO	1721701 A 0143277 A	1	18-06-200 14-06-200
•						
				•		
more details about this						
more details about this	annex : see	Official Journal of the E	European Pa	atent Office, No. 12/	82	